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Abstract—In this paper, we present techniques and examples
to reduce power consumption and increase energy efficiency of
autonomous Wireless Sensor Nodes (WSNs) for the Internet
of Things. We focus on the RF Energy Harvester (RFEH),
the data receiver and the transmitter, all of which have a
large impact on the device cost, lifetime and functionality. Co-
design of the antenna and the electronics is explored to boost
the power conversion efficiency of the RF-DC converter. As a
proof of principle, a charge pump rectifier is designed, and its
measurement results are presented. To boost the rectifier output
voltage, a DC-DC converter that employs maximum power point
tracking has been designed. A prototype circuit is also presented
that can accommodate an input power level range of 1µW to
1mW and offers peak efficiencies of 76.3% and 82% at 1µW and
1mW, respectively. The co-design principle is also used at the
receiver side where the antenna-electronics interface is optimized.
It is shown how this technique allows improving the noise figure
of the Low Noise Amplifier (LNA) without sacrificing power
consumption. As a low power alternative to narrow-band wireless
transmission, sub-GHz ultra-wideband is proposed. As a proof of
principle, the design of a novel low-power sub-GHz Ultra-Wide-
Bandwidth (UWB) transmitter which consumes only 0.28mW is
presented. Its working principle is verified by means of circuit
simulations and measurements. The low power nature of the
transmitter and receiver principles, combined with the power
efficient RF-DC converter paves the way towards continuous
operation of a WSN.
Index Terms—Co-design of antenna and electronics, DC-DC
converter, energy harvesting, Internet of Things, rectifier, UWB
transmitter, wireless sensor nodes.
I. INTRODUCTION
W ITH the development of the Internet of Things (IoT),the need for low cost Wireless Sensor Nodes (WSNs)
is becoming larger and larger. One expensive component, still
used in the majority of WSNs, is the battery. Additionally,
the disposal of batteries is an expensive and environment
unfriendly process, and sometimes the cost of batteries is even
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Fig. 1. Forecast of the power balance evolution of a typical WSN [1].
TABLE I
TYPICAL DATA TRANSMISSION POWER CONSUMPTION.
Work Power consumption
[2] 123 mW (peak value)
[3] 1.3 mW
[4] 1.7 mW
higher than the cost of the electronics involved. Furthermore,
WSNs that require an eventual replacement of batteries are
not suitable to be used in areas where human access is very
limited. For these reasons there is the need for remotely-
powered battery-less WSNs.
With technology improvement, the power consumption of
WSNs tends to reduce whereas the efficiency of Energy
Harvesters (EHs) tends to increase, as depicted in Fig. 1.
However, the gap between the power required by the elec-
tronics and the energy stored cannot yet be closed for most
applications. Hence, continuous operation is not possible and
the device needs to be duty-cycled. To further illustrate this,
Tables I and II present the typical power necessary for data
transmission (the task that usually requires most of the power
in a WSN) and the input available power of state-of-the-
art energy harvesters, respectively. Further improvements in
energy harvesting and data transfer must be achieved to close
this gap and facilitate continuous operation.
In Fig. 2, a general architecture of a typical autonomous
WSN is depicted. In this work, we focus on wireless energy
harvesting as the method to remotely power the device. When
powered, the microcontroller reads and processes data from
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Fig. 2. (a) Detailed block diagram of an autonomous wireless sensor node.
(b) 5 possible configurations based on the number of available antennas.
TABLE II
STATE-OF-THE-ART ENERGY HARVESTERS INPUT POWER RANGE AND
PEAK EFFICIENCY.
Work Input power range Peak eff.
[5] ∼ 160 nW-19µW 40%
[6] ∼ 19µW-126µW 44.1%
[7] 4µW-13µW 11.5%
sensors, which can subsequently be sent to a transmitting
antenna. Data can also be received and further processed
by the microcontroller unit. In order to wirelessly transmit
and receive data and receive power, an antenna or multiple
antennas are needed. Since there are three RF input/output
ports, the WSN can have up to three antennas. As depicted in
Fig. 2(b), based on how the available antennas are connected,
5 different scenarios can be considered:
a) A WSN having one antenna. The antenna is shared between
the transmitter, the receiver and the EH. In this scenario,
these three blocks all have to work at the same frequency.
b) A WSN having two antennas. One antenna is used by the
EH, while the other is shared between the transmitter and
the receiver.
c) A WSN having two antennas. One antenna is used by the
transmitter, while the other is shared between the receiver
and the EH.
d) A WSN having two antennas. One antenna is used by the
receiver, while the other is shared between the transmitter
and the EH.
e) A WSN having three antennas: one antenna for the receiver,
one for the transmitter and one for the EH.
Scenario e) has the most degrees of freedom. This means that
the most suitable frequency for each block can be used. For
instance, the energy can be received at lower frequencies to
achieve higher efficiency, while the data can be transferred
at higher appropriate frequencies to achieve higher data rates.
However, despite having the most degrees of freedom, Sce-
nario e) is also the option that presents the highest cost and
largest physical dimensions, due to the additional antennas.
The purpose of this paper is, irrespective of the number of
available antennas, to present and discuss circuit techniques
that allow to bring the two curves of Fig. 1 as close as possible
or even cross each other.
This paper is organized as follows. Each highlighted block
of Fig. 2(a) will be discussed in its own section, from Sections
II to IV. Each section is divided in three subsections: Circuit
Description, Implementation and Results and Discussion. In
the Circuit Description subsection, the idea and the design
principles are illustrated. As a proof of concept, in the Im-
plementation and Results subsection, a circuit is designed
and its working principle is verified by means of circuit
simulations or measurements. In the Discussion subsection,
some final comments are given. Section II discusses the RF to
DC conversion and the power management unit. A topology
of a charge pump rectifier and its design are presented.
To boost the rectifier output voltage and charge a storage
capacitor, it employs a DC-DC converter with Maximum
Power Point Tracking (MPPT). This allows to change the input
resistance of the DC-DC converter in order to maximize the
energy conversion efficiency of the power conversion chain.
In Section III, the concept of co-designing the antenna and
the electronics for data reception is presented. Unlike the co-
design of the antenna and the rectifier in a Radio-Frequency
Energy Harvester (RFEH), we optimize the interface between
the antenna and the LNA in this section. Section IV focuses
on data transmission. The design of a novel low-voltage low-
power sub-GHz Ultra-Wide-Bandwidth (UWB) transmitter is
presented. Its mathematical analysis is provided and its correct
operation is validated by means of circuit simulations and
measurements. Finally, in Section V, a summary of the paper
and conclusions are given.
II. RF ENERGY HARVESTING AND POWER MANAGEMENT
RF energy harvesting can reduce costs of WSNs, enabling
many applications in the IoT domain. However, its output
power may be not high enough to power most applications. To
increase the output power of such a harvester, the efficiency of
the entire power conversion chain must be optimized. Here we
explore the optimization of the blocks that compose the power
conversion chain, viz. the antenna-rectifier interface, rectifier
design and rectifier-load interface, keeping in mind that all
stages contribute to the overall efficiency.
A. Circuit Description
To maximize the power transfer from the antenna to the
rectifier, their impedances must be matched. If an IC is directly
connected to an off-chip antenna and the length between
them is electrically short, the antenna and the circuitry can
be directly matched without any intermediate stage(s). An
optimum choice of antenna impedance ZA and load impedance
ZL allows us to increase the voltage or current at the antenna
load for the same available power at the antenna. As addressed
in [8], one needs to design the electronic circuit for the largest
quality factor of ZL possible and subsequently co-design the
antenna impedance for conjugate matching. This conclusion
is a key point that needs to be considered during a co-
design procedure. If ZA is conjugately matched with ZL, and
the antenna resistance RA is much smaller than the antenna
reactance XA, the load voltage can be approximated as [8]:
VL|RAXA ≈
√
2Pav
XA√
RA
, (1)
which suggests that the output voltage is passively boosted
by the presence of the antenna reactance, which forms an
LC resonator with the load. Significant improvement of the
rectifier input voltage for large values of Q can be achieved
at the expense of bandwidth. This property is exploited in
[5], where the input voltage of the RF energy harvester is
effectively increased using a high-Q loop antenna. This voltage
boost improves the rectifier sensitivity, meaning that a wireless
sensor node with an RF energy harvester can be operated at
a larger distance from the RF energy source.
In summary, the two conditions that need to be met for
an optimum co-design are as follows. The first condition is
to conjugate match the antenna-electronics interface as this
maximizes both the voltage and current at the load. The second
condition is related to the fact that, since the available input
power and the antenna load are fixed, the voltage at the load
cannot be increased to a higher value only by means of proper
antenna design. Therefore, one should determine at which
impedance level conjugate matching should occur in order to
further increase the load voltage or current.
The RF power presented at the rectifier’s input must subse-
quently be converted into DC power, generating a DC output
voltage in an efficient manner. The theoretical model and
analysis of the rectifier designed in this work have been
first presented in [9]. Fig. 3 shows the block diagram of
the designed RFEH that comprises a passive voltage boosting
network and an orthogonally switching charge pump rectifier
(OS-CPR). The circuit diagram of the boosting network and
on-chip OS-CPR are shown in Fig. 4(a) and Fig. 4(b). To
adequately drive the OS-CPR, the boosting network delivers
large swing control (Vb+ and Vb−) and energy signals (Vr+
and Vr−). The resonant circuit of the boosting network is
modeled by the self-inductance of the antenna, LA, its series
resistance, RA, and capacitance CV,T , which is the sum
of the on-chip tuning capacitances (CD and CB) and input
capacitance of the rectifier (CR,T). An off-chip inductive
choke LC provides a DC short at the input terminals of the
rectifier to ensure a zero DC offset error at the input of the
OS-CPR. In the boosting network design there is a trade-off
between the value of CV,T and LA. If LA is made too large,
to the increase voltage gain, CV,T has to be very small. In
such a case, the resonance frequency will be too sensitive to
the rectifier input capacitance that changes with the load and
input power. Moreover, increasing the value of LA requires
an inductor that is physically bigger and consequently has
a bigger RA, which limits the voltage gain of the boosting
network.
The rectifier circuitry (of a single stage) is made up of
PMOS transistors as voltage-controlled switches (M1 and M2)
and capacitors for AC coupling (CC) and energy storage (CR1
and CR2) [9]. Due to DC voltage differences within the stage,
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IO
RLVO
ZA
VA
Antenna
(as a voltage source)
Vb+
Vb-
Vr+
Vr-
Fig. 3. Block diagram of the RF energy harvester [9].
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Fig. 4. Circuit diagram of (a) boosting network and (b) a single stage of the
on-chip rectifier in the RFEH [9].
the transistors may conduct current in the backward direction
in the phase they should be turned off. Known as flow-back
current this effect reduces the efficiency of the rectifier. To
reduce the flow-back current, capacitors CDC and resistors
RDC set the DC voltages VCR1 and VCR2 at the gate of M1
and M2, respectively, to guarantee that the drain and source
potentials are smaller than the gate potential in the off phase.
The rectifier output voltage may be too low to power
a particular application. In order to boost this voltage two
techniques can be employed: more voltage-doubling stages
in the rectifier or a DC-DC converter. Several RF energy
harvesting systems reported in the literature apply DC-DC
converters to up-convert the rectifier output [6], [10], [11].
When using this approach, the DC-DC converter switching
frequency can be designed to be much lower and its amplitude
to be higher than that of the RF signal, resulting in a combined
efficiency of a single-stage rectifier and a DC-DC converter
that can be higher than that of a rectifier with multiple stages
in some cases.
The converter is then used to charge a battery or a storage
capacitor. Whenever possible, a storage capacitor is preferred
due to its cost, small size and longer lifetime.
The DC-DC converter must present the optimum load to
the rectifier in order to extract the maximum power out of it.
The most straight-forward way to boost the rectifier output is
to use a boost converter, which most likely will be operating
in Discontinuous Conduction Mode (DCM) due to the low
load current, limited by the low available power. However, the
average input resistance of the boost converter is dependent on
the output voltage:
Rin =
2L
D2T
(
1− Vin
Vout
)
, (2)
in which T is the switching period, D is the duty cycle, L is
the inductor value, Vin is the rectifier output voltage (input of
the DC-DC converter) and Vout is the boost converter output
voltage. While charging a storage capacitor, Vout will increase
every cycle, taking the rectifier load away from its optimal
value. This problem can be solved by employing a buck-
boost converter, which isolates the input from the output while
operating in DCM and which presents the following average
input resistance [12]:
Rin =
2L
D2T
. (3)
In this work we propose a non-inverting buck-boost con-
verter to serve as the DC-DC converter. The core of the
converter is formed by switches S1-S4, inductor L and storage
capacitor Cstore as depicted in Fig. 5. Ultimately, the goal of
the energy harvesting front-end is to charge Cstore, which will
then be used to power the sensor node’s circuits. Capacitor
Csupply stores the energy necessary to operate the energy
harvesting circuits, i.e., it provides supply voltage VDD to
them. The start-up circuit charges capacitor Csupply. It consists
of a charge pump and a ring oscillator that can operate from
a low input voltage, but it has a low efficiency. The start-
up charge pump is turned off by the voltage monitor when
Cstore has enough voltage so that the buck-boost converter
can operate and charge Cstore by itself. When the voltage
on Csupply reaches its maximum value the voltage monitor
redirects the switching signal VS to switch S4 and keeps S5
off, to start charging Cstore. When VDD drops below a certain
lower limit, S5 will be switching while S4 will be off and the
converter will charge Csupply. Capacitor Crec must be large
enough so that its voltage ripple due to the inductor current
is negligible. Not depicted in the block diagram are the Zero
Current Detection (ZCD) circuit, which switches off S5 or S4
when the inductor current drops to zero, the oscillator and the
ON-time generator [12].
When the input/output power decreases, the converter ef-
ficiency reduces and the switching loss becomes one of the
dominant energy loss factors [13]. This loss can be reduced by
decreasing the switching frequency and increasing the inductor
value, which will increase the size of the device. The switching
loss can be further reduced by using smaller switches, but
there exists a trade-off with conduction loss, since the ON
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Fig. 5. Buck-boost converter core circuit.
resitance of the switch will increase as its width decreases.
When the input/output power increases the conduction loss
becomes dominant. To design a converter that is efficient at
both, e.g., 1µW and 1 mW input power, i.e., over a range of 3
decades, switches S1-S4 can be configured to operate in either
low-power or high-power mode. Fig. 6 presents the circuit
diagrams of the switches. The signal hp controls in what mode
the switches will operate. In the low-power mode, only the
MLP transistors are switching while the MHP transistors are
always turned off. In the high-power mode, both MLP and
MHP are switching. Therefore, in the low-power mode, the
power necessary to drive the switches is reduced and in the
high-power mode the switches series resistance is reduced.
Because for low input power the voltage Vin is also low,
in switch S1 the low-power transistor MLP1 is an NMOS.
In switch S4 an extra NMOS is used (MLP4,N ) in order
to increase the efficiency when the output voltage is low.
However, most of the energy transfer happens when Vout is
high (E = CV 2/2), so we use only one NMOS and keep
the added parasitic capacitance at node Vm2 low. Switch S5
consists of a single transistor, because the charging of Csupply
is very short and does not have a strong influence on the
efficiency.
In the ZCD circuit, the voltage at node Vm1 is compared to
the ground voltage to detect when the inductor current crosses
zero. The comparator operates during a brief period after
switches S1 and S3 are turned off. After the current crosses
zero, the comparator is switched off again. This reduces the
average power consumption, but it can be further decreased,
while maintaining its speed, by applying dynamic biasing to
the comparator [12].
The switching frequency of the buck-boost converter can
be selected dynamically, so its average input resistance can
change (according to (3)). Here, the MPPT circuit performs
this frequency selection in order to provide the best load to
the rectifier.
The rectifier is usually the least efficient block in the power
conversion chain [10]. Therefore, by maximizing its output
hp
hp
Vs1
MHP1
Vin Vm1
Vs1
MLP1
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M5
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Fig. 6. Switches circuit schematics: (a) switch S1, (b) switches S2 and S3, (c) switch S4 and (d) switch S5.
power, taking it alway from a low efficiency condition to a high
efficiency one, we optimize the entire power conversion chain
efficiency. As mentioned before, one of the steps for doing
so is optimizing the rectifier load, which is the average input
resistance of the DC-DC converter. We choose to base the
MPPT circuit designed on the Perturb and Observe algorithm,
due to its inherent low-power consumption [14]. The MPPT
block diagram is presented in Fig. 7.
The sequence of events that results in maximum power
tracking is presented in Fig. 8. At first, the rectifier output
power is estimated and held in the sample and hold (S&H)
block. A perturbation is applied, i.e., the oscillator frequency
is either increased or decreased (depending on the D flip-flop
output). After 32 clock cycles the output power is estimated
once again and it is compared to the previous value. If the
result of the comparison is positive (i.e., the power increased
due to the perturbation) the value stored by the flip-flop
remains unchanged, otherwise it is inverted. This value is fed
to the up/down counter, which is activated to introduce the
perturbation and the output of which controls the oscillator
bias current. The analog circuits are turned off when not in
use and after a long time (4096 clock cycles from the start, in
this case) the procedure repeats itself.
The MPPT must dissipate very little power in order to have
as little influence on the total power loss as possible. This
can be achieved with a low sampling rate, turning the circuits
off when not in use. However, it would require a sample
and hold circuit that can hold for a very long time (which
dissipates power). Instead, we choose to sample the rectifier
output power one extra time, within a shorter period (32 clock
cycles, in this case). The number of cycles between the two
power estimations is selected to provide enough settling time
to the rectifier output capacitor.
The power estimation itself is based on the equation of the
input power of a buck-boost converter in DCM:
Pin =
V 2in
Rin
= V 2in
D2T
2L
= V 2infs
T 2ON
2L
. (4)
The switching frequency fs is proportional to the oscillator
bias current IB , which leads to:
Pin ∝ V 2inIB . (5)
Knowing that the other factors are constant, we just have to
maxime V 2inIB to maximize the input power. The same result
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Fig. 7. MPPT block diagram.
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is obtained if we maximize the square root of this value, which
can be readily obtained using a differential pair in strong
inversion.
The circuit employed to do the power estimation is pre-
sented in Fig. 9(a). The difference between the drain currents
in the differential pair is given by:
ID1 − ID2 =
√
2K
√
ITVd, (6)
in which K = 12µnCox
W
L , Vd is the differential input, which is
a fraction of the input voltage, and IT is the tail current, which
is proportional to IB . Therefore, the output current of this
circuit is proportional to the square root of (5) and maximizing
it will maximize the rectifier output power.
The circuit topology shown in Fig. 9(a) was chosen because
of the limited voltage headroom that the differential pair must
operate in, recalling that the minimum VDD for which this
circuit must operate is 1.2 V (because it shares the same
supply as the buck-boost converter) and that the differential
Vin
C1 C2
IT=5IB
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Vb2
M1 M2
Iout
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Fig. 9. Rectifier output power estimator: (a) schematic; (b) output current
versus differential input voltage; (c) output current versus IB (dashed lines
represent the best fitting square root curves).
TABLE III
RFEH COMPONENT VALUES
Device Value Device Value
CB 7.5 pF CDC ' 90 fF
CD 19.5 pF RDC 350 kΩ
CR,T ' 17 pF CR1, CR2 9.7 pF
CC 9 pF M1, M2 750µm/0.2µm
pair must be in strong inversion. In the simulation results, we
can observe the linear variation with Vd, Fig. 9(b), and the
square root variation with IB , Fig. 9(c), in which the dashed
lines are the best fitting square roots.
The current output of the power estimator is fed into a diode
connected NMOS, which converts the current into a voltage.
The sample and hold circuit consists of a simple switch and
capacitor to hold the voltage value. The comparator employed
is a StrongARM comparator [15]. The other blocks of the
MPPT are all digital: the 12-bit counter provides the input to
the sequencer, which enables/disables and generates the clock
signal for all the other blocks; the up/down counter sets the
oscillator frequency.
B. Implementation and Results
The rectifier presented here has been implemented in silicon
using AMS 0.18µm CMOS IC technology. In order to select
the operating frequency of the rectifier, we analyzed the
rectifier Power Conversion Efficiency (PCE) in three different
ISM bands: 13.56, 433 and 915 MHz. The low frequency
13.56 MHz ISM band, compared to the others, presents better
performance since at high frequencies the parasitic capaci-
tances of the transistors add significant losses [9]. Moreover,
at this low frequency more power can be radiated from the
RF power source [16]. Table III shows the component values
of the designed RF energy harvester which has a number of
stages, N equal to 5. For all the measurement results presented
in this subsection, the RF power source at 13.56 MHz is
calibrated for a distance of 10 cm (coupling factor of 0.004)
between the antenna of the RF source and the antenna of the
RF energy harvester.
Before presenting the measurement results, a new analysis
of the PCE of the rectifier is presented and compared with the
state of the art EHs for IoT applications shown in Table II.
First, three possible definitions of power efficiency are given
and then discussed and compared. The measurements of the
rectifier presented in the previous subsection are discussed.
The power conversion efficiency is the ratio between the
power delivered to the load and the input power. Although the
PCE definition is very clear, the input power can be defined
in several ways. We recognize three definitions of input power
to present PCE measurement results.
The first definition is the theoretical input power
(PINtheor.), which is the input power defined as PINtheor. =
V2A/(2Re{ZA}). The second definition is the measured input
power at the antenna (PINant.). The third definition is the
estimated input power at the rectifier circuit (PIN). Most of
the references on RF energy harvesting present the power
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conversion efficiency using PIN as input power definition.
Comparing the three definitions, PCE will be the lowest for
the PINtheor. since it does not take into account losses in the
antenna and loading effects. The highest PCE is seen for an
input power PIN that takes into account all the losses in front
of the input of the rectifier. Therefore PIN is smaller than
PINant. and consequently PCE is bigger.
Fig. 10 presents the measured output voltage of the RFEH
as a function of PINant for 100 kΩ ≤ RL ≤ 850 kΩ. From
Fig. 10 it can be noticed that the output voltage increases with
input power and RL, which means that a system powered by
the RFEH has to operate from very little power, otherwise
the sensitivity (minimum input power required for system
operation) to the RF source is degraded. Fig. 11 and Fig. 12
show the PCE behavior as a function of input power for
different loads. The value of Pin is estimated by measuring the
input impedance of the rectifier using a VNA. The presented
measurements were performed employing a VNA, a function
generator and a multimeter.
In Table II, some energy harvesters already published in
the literature have been listed. The input available power
heavily depends on the source of energy used. Therefore,
when comparing this EH with the work in Table II, not only
the peak power efficiency should be considered, but also the
input power range across which the EH can operate plays an
important role. The input power range of the EH presented
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Fig. 13. Efficiency results of the buck-boost converter for various output
voltages. [12]
is from −20 dBm (10µW) to −4 dBm (400µW) with a
maximum PCE of 60% achieved at PIN = −20 dBm. This
important achievement allows to pull up the curve of the output
power of an energy harvester depicted in Fig. 1.
Regarding the DC-DC converter, it was designed to operate
with input powers ranging from 1µW to 1 mW and input
voltages ranging from 0.38 to 1.3 V. As commentend before,
the switching losses for low-power levels become dominant
and a reduction of the switching frequency is necessary. To
avoid increasing the conduction losses to high levels, a large
inductor value must be employed, which will increase the
size of the device. Because off-the-shelf inductors with larger
inductances are bulky, and in order to keep the system size
as small as possible, in this work we have selected a 220-µH
power inductor with a parasitic series DC resistance of 21.1 Ω
(Coilcraft XPL2010-224ML). The capacitors Crec, Cstore and
Csupply are also external components and their values are
8.5 nF, 22µF and 20 nF, respectively. The value of Cstore
and Csupply can be increased. However, the additional leakage
will affect the efficiency. The simulated efficiency (in AMS
0.18µm CMOS technology) of the buck-boost converter for
various output voltages is presented in Fig. 13. The peak
efficiency of the buck-boost converter is 76.3% at an input
power of 1µW and 86.3% at 1 mW.
Circuit simulations show that the implemented MPPT circuit
dissipates 17.4 nW from a 1.8- V supply. This simulation was
performed for an operating frequency of 20 kHz (oscillator
biased with 2 nA), which is the configuration to achieve 1µW
of input power. If the frequency and hence the oscillator
biasing current increase, the power consumption increases as
well. At 1 MHz, which is the maximum frequency of the
system and the one in which it consumes the highest power,
the power consumption of the MPPT is 278.5 nW.
The combination of the DC-DC converter, presented previ-
ously, with the MPPT allows to boost the rectifier voltage and
charge a storage capacitor while presenting the best load to
the rectifier, thereby optimizing its efficiency. Moreover, the
MPPT circuit power consumption is low, allowing for efficient
harvesting down to 1µW available input power.
C. Discussion
The rectifier was designed for the operating frequency of
13.56 MHz. A higher frequency will result in an increase of
power loss, which can be reduced by using a more advanced
technology that features a shorter transistor length that will,
in turn, result in a lower parasitic capacitance and a lower
ON resistance. This, however, may result in a larger flow-
back current. So, even in more advanced technologies, a
balance between power loss provided due to flow-back and
to conduction losses must be found. The designer must select
the transistor dimensions that fit best.
One can see that different PCEs are achieved for different
loads and input power levels, which indicates that the design
of the RFEH strongly depends both on its output power and on
the power received by the antenna. The latter may change due
to different coupling factors as a result of variations in distance
and/or alignment of antennas. So it is important to match the
load to the varying power levels presented to the rectifier.
This task is performed by the presented DC-DC converter
and MPPT circuits, which are designed for a specific input
power range. If one wishes to increase the power that can be
processed by the DC-DC converter, and keep it in the DCM
operating mode as discussed previously, one must decrease
the inductor size to achieve higher currents and possibly
increase the switching frequency. To be able to harvest at lower
input power levels, the frequency must be further reduced and
the inductor increased, which will eventually require a bulky
inductor, if the Effective Series Resistance (ESR) is to be kept
low.
III. RECEIVER: CO-DESIGN OF LOW-NOISE AMPLIFIER
AND ANTENNA
As addressed in [8], the co-design principle presented in
Section II also holds for the interface between an LNA and
an antenna. Here we demonstrate the Noise Figure (NF)
improvement introduced by the proposed co-design principle.
A. Circuit Description
Ldeg
Cext
Vbias
ZL
LARA
VA
Fig. 14. Interface model of an inductively degenerated CMOS LNA directly
connected to an inductive antenna impedance.
The co-design of any antenna-electronics interface starts
by optimizing the load impedance, which in this example is
the input impedance of a narrowband LNA. The well-known
inductively degenerated CMOS cascode LNA topology [17] is
used as it provides an easy way of adjusting the LNA input
impedance. The LNA is directly connected to an inductive
antenna as depicted in Fig. 14. The information is sensed with
a CMOS gate, meaning that voltage is the preferred signal
quantity to maximize.
For this particular LNA implementation, the interface
impedance is defined as Zint = RA + jω(LA + Ldeg) =
RA + jXA as the total inductance in the interface is the
sum of the antenna and the degeneration inductors. If the
interface is conjugate matched, the antenna load voltage can be
approximated by (1) for large values of Q. The minimum noise
factor for low and medium frequencies can be approximated
as:
Fmin ≈ 1 + δ Rg
RA
+
RA
X2A︸︷︷︸
co−design
(
γ
gm
+
4
g2mRL
)
︸ ︷︷ ︸
LNA
(7)
Here, gm denotes the transconductance of the MOS transistor,
Rg is the transistor gate resistance and RL is the equivalent
thermal noise resistance of the LNA’s load and subsequent
stages. The coefficient γ is often between 2/3 and 2, depending
on the transistor size and the technology. Notice that the ’LNA’
term in (7) only depends on the LNA circuit parameters and
can be minimized by increasing the MOS transistor’s bias
current and gate area. The ’co-design’ term allows to reduce
the noise factor without additional power consumption by
using a high-Q impedance interface [8].
B. Implementation and Results
As a proof of concept, a narrow band LNA with a center
frequency of 900 MHz is designed to be implemented in AMS
0.18 um technology and its design parameters are kept constant
during the circuit simulations (gm = 366µS, Cgs = 4 fF,
Rg = 18 Ω, RL = 10 kΩ, γ = 1.1). The LNA input impedance
is varied by tuning Ldeg and Cext while the antenna impedance
is subsequently conjugate matched to the LNA input for each
case. The difference in noise factor is thus only determined by
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Fig. 15. Simulated narrowband LNA noise figure for various interface
impedances [8].
the difference in interface impedance, when considering ideal
antenna impedance and matching components .
The impact of the ’co-design’ term can be confirmed by
the simulated NF for various interface impedances, as shown
in Fig. 15. Note that, in order to clearly demonstrate the
impact of the interface impedance Zint, some of Zint in Fig.
15 have a big reactance and hence require an impractical
value of Ldeg (e.g., 50 nH). In practice, the feasibility of
the required Ldeg and other design constraints may result in
interface impedances that are different from those in Fig. 15.
Equation (7) and Fig. 15 suggest that RA should be as low
and XA as high as possible to reduce NF. In practice however,
this will cause the antenna radiation efficiency to drop consid-
erably when the antenna conduction loss resistance becomes
comparable to RA [18]. In this case, a minimum RA should
be selected during the optimization process. The LNA input,
however, can be designed for maximum parallel resistance
(i.e., purely capacitive input impedance) and therefore would
increase the load voltage by 6 dB when keeping RA fixed at
the minimum value [19].
C. Discussion
From Eq. 7, it is worth to notice that for a given minimum
noise factor, the co-design principle allows to reduce the gm
of the MOS transistor, and therefore the power consumption
of the LNA can be reduced. A limitation of this principle is
imposed by the fact that a purely capacitive input impedance in
theory would increase the voltage even further, but in this case
would require a purely inductive antenna with infinitely small
antenna radiation resistance and conduction loss resistance,
which of course is not realizable.
The co-design technique presented in this section is spe-
cially useful for the scenarios d) and e), in which the receiver
has its own antenna, because the antenna impedance can be
selected to match the impedance required by the receiver.
However, if the transmitter and receiver need to share the same
antenna, they can be designed to have the same impedance,
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Fig. 16. Circuit diagram of single-ended input low-power sub-GHz UWB
transmitter.
increasing the number of system design iterations to be per-
formed.
IV. LOW-POWER DATA TRANSMISSION
Once powered by the RFEH, the system can read data from
the sensors and transmit it. Active data transmission is usually
employed to increase the range over which the sensor node can
operate, but with the drawback of consuming more power.
With the promise to offer both low-power operation and a
high channel capacity, research efforts have been concentrated
on the development of transmitters and receivers for UWB
communication. There are two permitted FCC unlicensed
bands: sub-GHz (up to 950 MHz) and 3.1-10.6 GHz. A sub-
GHz UWB signal can reach a longer distance if compared to
a 3-10 GHz one, with the same transmitted power, due to the
lower free space loss. However, a sub-GHz transmitter has to
comply with a steep roll-off at 950 MHz [20], which poses a
design challenge. In this section we present a novel low-power
sub-GHz UWB transmitter (LPUT) topology.
A. Circuit description
The transmitter topology is based on the circuit principle
depicted in Fig. 16. Unlike previously published works, the
LPUT core contains a series LC network, comprising RS ,
L and C, which is driven by an impulse voltage source
V ip+. The resistance RS is the series equivalent resistance
of the LC network plus the output resistance of the voltage
source. Voltage VP+ and current IP are coupled into the
antenna through capacitance CL. The antenna impedance, ZA,
is modeled as a resistance, RA, in parallel with the antenna
equivalent capacitance CA and inductance LA, as shown in
Fig. 16. CA and LA are included in the antenna model since
the antenna has a limited bandwidth, similar to a band-pass
filter [21].
Although the circuit from Fig. 16 already generates an
UWB pulse, the PSD of VP+ still contains strong frequency
components above 950 MHz that couple into the antenna,
violating the Federal Communications Commission (FCC)
regulation mask. To generate a pulse that complies with the
FCC spectral mask, previous works perform power spectral
density shaping by means of a filter [21], [22]. In addition,
some designs rely on standard digital cell delays [23], [24].
These methods introduce losses in the transfer function of the
pulse shaping network in the transmitter or require high order
filters to realize a steep roll-off near 950 MHz.
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Fig. 17. Circuit diagram of differential input low-power sub-GHz UWB
transmitter.
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Fig. 18. Circuit diagram of differential input LPUT as a quasi-symmetrical
circuit.
Fig. 17 presents an input differential version of the circuit
shown in Fig. 16. The circuit has been duplicated and is driven
by two impulse voltage sources, V ip+ and V ip−. The voltages
VP+ and VP− have opposite signs as the network is driven
pseudo-differentially. The voltage and current signals at the
antenna are single-ended since the currents IP and IF are
subtracted in a single node. Hence, the current at the antenna,
IA, is the difference between IP and IF . IP is generated by
VP+ and IF is generated by the voltage difference VP+ −
VP− = VPDIF .
The impedance ZF = 1/(sCF ), ideally, is a short only
for high frequency components. A simple qualitative analysis
can be made to understand the filtering effect of ZF ; 1: at
low frequencies, ZF is very high, therefore IF = VPDIF /ZF
is very small. Hence, IA is not affected by IF . 2: at high
frequencies, ZF is very low. Consequently, at high frequencies,
the difference between IP and IF , IA, becomes very small.
This analysis leads us to understand that the upper limit of the
PSD depends on CF , the value of which can be selected to
generate a pulse with a PSD that falls within the mask.
Fig. 18 shows the LPUT drawn as a quasi-symmetrical
circuit, with quasi-symmetry seen from node P. Analyzing
Fig. 18, we can redraw the circuit as presented in Fig. 19,
which simplifies the analysis of currents IP , IF and IA and the
voltage at node P. Each network has an equivalent impedance,
seen from node P to ground. The impedances can be described
in the complex frequency domain as follows:
ZpgA =
(RS + sL)
(s2LC + sRSC + 1)
, (8)
ZpgB = ZpgA + ZF , (9)
ZpgC = ZA +
1
(sCL)
, (10)
IP
IA ZpgC
IF
P
Vi Vi
ZpgA ZpgB
Fig. 19. Circuit diagram of simplified LPUT as a T-network.
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Fig. 20. Time domain result of circuit simulation and mathematical simula-
tion.
and finally,
VA =
(
Vip
(s2LC + sRSC + 1)
)
(11)
.
(
ZF ZA
ZpgCZF + 2ZpgAZpgC + ZpgAZF + Z2pgA
)
,
which is the voltage across the antenna as a function of the
equivalent impedances and the input voltage. From (11), we
can conclude that the antenna voltage is roughly zero if ZF
is very low. This analysis makes perfect sense as the network
is fully symmetric and the voltage at node P becomes zero
when the network is driven by a differential input voltage.
Since ZF is a capacitive reactance, the voltage at node P thus
equals zero at high frequencies. In this design, CF is chosen to
set the voltage at node P to zero for frequencies above 1 GHz.
The simulation results that validate the analysis are presented
below.
Fig. 20 shows the time domain results of the circuit and
mathematical simulation. Fig. 21 presents the power spectral
density of the simulated signals. The PSD of the signals from
both simulations are very much alike and comply with the
FCC mask. The difference between the two curves is that the
mathematical simulation does not consider all losses that are
present in the devices and in the PCB. The circuit simulation
already includes losses in the passive devices. In addition,
the circuit simulation includes the models of the micro-wave
transistors that are used to implement the differential driver.
These transistors add more asymmetry since the gate-source
voltages of the transistors are different when they drive the
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Fig. 22. Circuit diagram of designed LPUT.
differential signal.
B. Implementation and Results
In this subsection, as a proof of principle, an experimental
implementation is described and measurement results are
shown.
The low-power sub-GHz UWB transmitter has been realized
using high-speed discrete transistors, discrete (SMD) capaci-
tors and on-PCB inductors in line with the circuit diagram
shown in Fig. 22. The drivers are implemented using high-
speed discrete transistors with low threshold voltages in a
stacked topology that is suitable for low voltage operation
(100 mV ≤ VDDRF ≤ 150 mV) and offers high bandwidth.
The transistor that has been chosen for this design is the
ATF551M4. The threshold voltage (VTH ) of this device is
roughly 0.35 V. The input and output inductances and capac-
itances of this device are small enough to minimize dynamic
power consumption and to keep the amount of high frequency
spurs in the transmitted pulse small.
For testing purposes only, a differential input stimulus
generator has been implemented. The input stimulus generator
comprises a pulse generator, a high pass voltage divider,
a balun and a level shifter, as depicted in Fig. 23. The
level shifter is supplied by Vddpulse that is 0.65 V (VTH +
VDDRF ) and thus large enough to drive both stacked transis-
tors. The photograph of the test bench is shown in Fig. 24.
Fig. 25 shows a photograph of the PCB of the transmitter that
includes the level shifter. To measure the generated output
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Fig. 23. Circuit diagram of the stimulus generator.
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Fig. 24. Test bench photograph of the LPUT.
signals, a spectrum analyzer and a oscilloscope were used.
The equivalent series resistance and inductance of the on-
PCB inductor, extracted by means of electromagnetic simula-
tion, are presented in Fig. 26.
Fig. 27 and Fig. 28 show the measured output voltage
waveform of the LPUT and the corresponding power spectral
density for VDDRF = 0.15 V, respectively. In Fig. 28, some
high frequency components (> 1 GHz) can be observed while
in Fig. 21 high frequency components are attenuated. Due to
an unbalance between the differential inductors and capacitors
(L and C in Fig. 18), an unbalance in the transient response
can be observed. The output voltage reaches −0.06 V, while
it reaches −0.1 V in the simulations.
The main difference between the measured and the math-
ematical results is the symmetry of the circuit. The circuit
developed on PCB is not ideally symmetrical, therefore the
roll-off is less steep than that of the mathematical model. The
Fig. 25. PCB photograph of the designed transmitter.
TABLE IV
PERFORMANCE SUMMARY OF THE LPUT
Specifications Value Specifications Value
Frequency Band (GHz) 0.25-0.75 Vpeak−peak (V) 0.14
Power (mW) 0.280 Vpeak−peak/Supply Voltage (%) 93.3
Energy/Pulse (pJ/pulse) 85 PRF (MHz) 3.3
Supply Voltage (V) 0.15/0.65† Roll-off (dB/octave) 25
† Voltage supply of the level shifter, for testing purposes.
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Fig. 28. Measured output power spectral density of the LPUT.
PSD of the transmitted signal presents a 25 dB decay between
500 MHz and 1 GHz. This steep decay is a consequence of
the differential to single ended conversion of the circuit. It
comes from the fact that the neutral point of the differential
circuit behaves as a ground for very high frequencies. The
steep decay in the PSD is an important characteristic of the
circuit that allows to keep the transmitted signal within the
FCC mask [20].
Fig. 29 presents the estimated PSD of the transmitted
impulse (of Fig. 28) after taking into account path loss, ground
reflection and antenna/receiver matching. The path loss and
ground reflection are modeled according to [25], [26] and
simulated using the measured transmitted impulse as input.
The transmitter-receiver separation distances (d) considered in
the analysis are 0.1 m, 1 m, and 10 m with the transmitter
and receiver in the same height (h) of 0.1 m and 10 m; the
ground reflection coefficient is −1. Fig. 29 also shows that
the PSD peak power decreases with d and increases with h.
This behavior can be explained by the fact that at lower height
(h = 0.1 m) the ground reflected signals are stronger at the
receiving antenna with 180◦ phase. On the other hand, if the
antenna is higher (10 m) the reflected signal is attenuated and
its effects are minimized.
C. Discussion
The performance summary of the LPUT is presented in
Table IV. The power consumption of the UWB transmitter
is only 0.28 mW. This value is the addition of both the driver
and the level shifter power consumption, and it is much lower
lower than the typical power consumption of the state-of-the-
art transmitters presented in Table I. The transmitter, usually,
is the most power hungry block in a WSN. Therefore, with
the proposed UWB transmitter, the overall power consumption
of the WSN is drastically reduced. This allows to bring
the two curves of Fig. 1 closer to each other. The power
consumption of the transmitter can be further reduced by
employing transistors with a lower input capacitance and lower
threshold voltage, i.e., using a more advanced technology
node. It is worth mentioning that the transmitter presented in
this section requires a wide-band antenna to operate, while the
receiver and the RF-DC converter presented previously require
a narrow-band antenna. This means that it is not optimal for
the UWB transmitter and the other circuits to share the same
antenna. Alternatively, backscattering communication can be
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Fig. 29. Estimated PSD of the LPUT including path loss and ground reflection
for (a) h = 0.1 m and (b) h = 10 m.
used to transmit and receive data through the same antenna.
If the transmitter has its own antenna (Scenarios c) and e)),
a higher appropriate frequency can be used for transmission,
resulting in higher data rate but at the expense of higher power
consumption.
V. SUMMARY AND CONCLUSIONS
The circuit techniques presented in this paper allow to have
both energy and bidirectional data transfer to a sensor node
in a low-power and energy-efficient manner. Five different
scenarios of antenna configurations in which a WSN can
operate and how those circuit techniques can be applied in
those scenarios have been described. The three fundamental
blocks considered are: RF to DC converter, data receiver
and data transmitter. With repect to the RF-DC conversion,
a voltage boosting network combined with a 5-stage on-chip
rectifier and its measurement results were presented. A DC-DC
converter was presented as an alternative to a multistage on-
chip rectifier. The implemented buck-boost DC-DC converter
employs an MPPT technique that estimates the input power,
and adjusts the equivalent input resistance of the DC-DC
converter in order to maximize the power extracted from
the rectifier, allowing for efficient harvesting across a larger
range of available input power. Regarding both the RF-DC
conversion and the data receiver, we showed that co-design
of the antenna and electronics leads to better performance
for the overall system. For the data receiver, the co-design
technique leads to better performance in terms of NF and
power efficiency, and for the RF-DC converter it leads to
better power conversion efficiency by boosting the rectifier
input voltage. In order to achieve low-power data transmission,
the task that usually consumes the most power in a WSN,
a novel low-power sub-GHz UWB transmitter was presented
along with its measurement results. Throughout the paper a
quantified comparison with some relevant prior art, has been
carried out, proving that the power gap present in the state of
the art WSNs can be drastically reduced, or even disappear.
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